收藏本站
AT25080A/160A/320A/640A
2. Serial Interface Description
MASTER: The device that generates the serial clock.
SLAVE: Because the Serial Clock pin (SCK) is always an input, the AT25080A/160A/320A/640A
always operates as a slave.
TRANSMITTER/RECEIVER: The AT25080A/160A/320A/640A has separate pins designated
for data transmission (SO) and reception (SI).
MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.
SERIAL OP-CODE: After the device is selected with CS going low, the first byte will be
received. This byte contains the op-code that defines the operations to be performed.
INVALID OP-CODE: If an invalid op-code is received, no data will be shifted into the
AT25080A/160A/320A/640A, and the serial output pin (SO) will remain in a high impedance
state until the falling edge of CS is detected again. This will reinitialize the serial communication.
CHIP SELECT: The AT25080A/160A/320A/640A is selected when the CS pin is low. When the
device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will
remain in a high impedance state.
HOLD: The HOLD pin is used in conjunction with the CS pin to select the
AT25080A/160A/320A/640A. When the device is selected and a serial sequence is underway,
HOLD can be used to pause the serial communication with the master device without resetting
the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To
resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may
still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high
impedance state.
WRITE PROTECT: The write protect pin (WP) will allow normal read/write operations when held
high. When the WP pin is brought low a nd WPEN bit is “1”, all write operations to the status reg-
ister are inhibited. WP going low while CS is still low will interrupt a write to the status register. If
the internal write cycle has already b ee n initiated, WP going low will have no effect on any write
operation to the status register. The WP pin function is blocked when the WPEN bit in the status
register is “0”. This will allow the user to install the AT25080A/160A/320A/640A in a system with
the WP pin tied to ground and still be able to write to the status register. All WP pin functions are
enabled when the WPEN bit is set to “1”.
7
3347L–SEEPR–06/07
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
AT25640T1-10TI-2.7 IC EEPROM 64KBIT 3MHZ 14TSSOP
AT25DF321-SU IC FLASH 32MBIT 70MHZ 8SOIC
AT25F1024AN-10SU-2.7 IC FLASH 1MBIT 33MHZ 8SOIC
AT25F2048N-10SU-2.7 IC FLASH 2MBIT 33MHZ 8SOIC
AT25F4096W-10SU-2.7 IC FLASH 4MBIT 33MHZ 8SOIC
AT25HP512W2-10SI-2.7 SL383 IC EEPROM 512KBIT 10MHZ 16SOIC
AT26DF081A-SSU IC FLASH 8MBIT 70MHZ 8SOIC
AT26DF161-SU IC FLASH 16MBIT 66MHZ 8SOIC
相关代理商/技术参数
AT25320B 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:serial electrically-erasable programmable read-only memory
AT25320B_10 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:serial electrically-erasable programmable read-only memory
AT25320B-CUL-T 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:serial electrically-erasable programmable read-only memory
AT25320BD3-DH-T 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs 32K (4096 x 8) 64K (8192 x 8)
AT25320B-MAHL-T 功能描述:电可擦除可编程只读存储器 32K Density SPI 4,096 x 8 Organ RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8
AT25320B-MEHL-T 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:serial electrically-erasable programmable read-only memory
AT25320BN-SH-B 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs 32K (4096 x 8) 64K (8192 x 8)
AT25320BN-SH-T 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs 32K (4096 x 8) 64K (8192 x 8)